Abstract-This paper presents a wideband (WB) reconfigurable down-conversion mixer for multi-standard wireless receivers. The proposed mixer is re-configurable between active mixer and passive mixer modes. Reconfigurability is made through switching the input signal between gate and source terminal of input transistors and enabling/disabling the transimpedance stage at the output. The CMOS transmission gate (TG) switches are designed to provide optimum headroom in this low voltage design. The proposed circuit is designed in UMC 65nm RFCMOS technology with 1.2V supply voltage. From the simulation results, the proposed circuit shows conversion gain of 29.2 dB and 25.5 dB, noise figure of 7.6 dB and 10.2 dB, IIP3 of -11.9 dBm and 6.5 dBm in active and passive mode respectively. Hence this circuit will be much helpful in multi-standard receiver design in IoT perspective.
I. INTRODUCTION
Emerging Internet of Things (IoT) enabled platform demands multi-mode multi-standard transceivers to enhance the performance through seamless connectivity between zigbee, bluetooth, Wi-Fi, UWB and cognitive radio interface. The easiest solution is to put multiple separate radio to above need [1] - [6] , however, in real scenario only one of the mode function at a time. So above approach is power hungry, costly and take more area. Therefore, to get a cost effective solution, a re-configurable single radio (that can configure to multi-mode as need basis) would be the best choice. To make the radio reconfigurable researchers introduce the RF transceiver front-end with reconfigurable LNA [7] - [8] , PA, PLL [9] , mixer [10] - [11] , and filter [12] etc. Among them, our emphasis is to design a Mixer that can provide reconfigurlibity on the performances like gain, linearity , noise figure and bandwidth selection. Most of proposed reconfigurable mixer have shown gain variability and Bandwidth tuning [13] - [14] through current variation, load tuning etc [10] - [12] . In such designs, multi channel sensing and signal strength adaptability are the main target and are designed for single standard operation. However, in multi-mode IoT systems, the other performances like noise figure, linearity reconfiguration are need to be incorporated in mixer design.In this regard, we propose a re-configurable down conversion mixer which is switchable between active and passive mode depends on the performance requirement as shown in Fig. 1 .
The prime features of the mixer are: 1) Reconfiguration in single circuitry between active and passive modes with gain and noise tunability. 2) Common source topology is used for active mixer with a current source at the bottom. Transmission gate is used as a resistance to provide optimum headroom. The current commutating passive mixer is designed by using four switching(LO) MOS with resistive degeneration. 3) PMOS switch is used to switch on or off Transimpedance amplifier.
Upto the best of our knowledge, first time one such work is being reported in IoT perspective and detail operation are described in following paragraphs as section II details the proposed architecture and simulation results are explained in Section III.
II. ARCHITECTURE OVERVIEW
The block diagram of wide-band RF front-end (demodulator) is shown in Fig. 2 . The first building block in the wide band RF front-end is the LNA. So it is required to design high input impedance g m stage to avoid loading effect. Simultaneously g m stage provides high isolation between IF, LO and RF. The differential ended RF input is taken by RF balun using 50 ohm input impedance termination. All the signal paths are fully differential in style to suppress the common mode noise and second order harmonic.
This block consists of two types of mixer in single circuitry. Reconfigurable (Active/Passive) mixer consists of RF transconductance amplifier, switching stage and load stage. Tranconductance amplifier that converts the RF input voltage into current is DC decoupled to switching stage. Mixer core output is coupled to transimpedance stage. IF voltage is built at the output of transimpedance amplifier after the RF current gets commutated in switching stage and passes to first order RC low pass filtering. TIA offers a virtual node for the g m stage, resulting in high linearity. TIA power will be switch on or off in passive and active case respectively to save the power consumption. Unlike narrow-band designs, C P AR (parasitic capacitance at the output node of the transconductance stage ) is minimized to allow a less stringent noise specification upon the op-amp which favourably gets translated into lower power consumption circuit design.
A. Transconductance Amplifier
Fully differential CMOS transconductor is employed to convert the input RF voltage signal to RF current as shown in Fig. 3 . Post which the current signal is fed to the switching stage ensuring that second order nonlinearity is reduced by using fully differential topology. TCA is modeled with a frequency dependent source impedance Z S (ω) is desired to minimize the signal loss and enhance its linearity performance according to (1) , (2) [5]
(1)
Where TIA stage is modeled as the load impedance of mixer Z L (ω), ω 1 ω 2 represent the two nearby RF frequencies of input tones, and ω LO represents the LO frequency.
The common mode voltage is designed at VDD/2 for getting maximum swing. By setting this common mode voltage, current can be minimized and parasitic capacitance at the output nodes of transconductor is optimized to the smallest possible value thereby increasing the output impedance, for the purpose of improving the NF. Transconductance stage gain also reduces the overall noise of front end receiver. Common mode feedback for the tranconductance stage needs to be carefully designed for proper operating point.
B. Common Source Reconfigurable Mixer
In this embodiment, modulator circuit is reconfigured between active and passive modes by switching between the In passive mode, the frequency mixer or modulator circuit is simply composed of four NMOS transistors characterized by resistance (Ron) when switched on. Accordingly, in order to make the common-source input stage configuration suitable for both active and passive mode topologies, switch (Sw1-2) are implemented using PMOS which have been added between the gate and drain of the common source transistor (Gm MOS)as shown in Fig. 4 . TCA differential output current is applied at the drain of the transistor Mp1 and Mp2 (PMOS switch 1-2) to route to the mixer core for mixing in the current domain. Vlogic high or low is given to Mp1 and Mp2 to configure reconfigurable mixer to operate in an active/passive mode as shown in Fig. 5(a) . Specifically when there is no current flowing through the mixer core, Vlogic is set to zero, thus causing input signal to flow directly through the switching stage as shown in path 1 to mix with LO signal. Width of PMOS is chosen to provide degeneration resistance, thus turning the overall mixer topology into a passive mode as shown in Fig. 6(a) . Transistors thus operate as switch 1-2 as well as degeneration resistance R deg (switch 1-2 resistance), thereby increasing linearity of passive mixer [6] . Capacitor Cc is a high-frequency compensation capacitor used to suppress the noise at higher frequency. The output signal is supplied from the mixer core without any load and directly coupled with transimpedance amplifier. The voltage conversion gain of passive mixer is
where Z F is the feedback impedance of transimpedance amplifier, C F parallel with R F and g m is the transconductance of transconductance amplifier.
Resistive switches 3-4 designed using transmission gate, made of PMOS and NMOS switch, are fully turned off ensuring that output current of switching quard directly goes to the transimpedance amplifier without any coupling capacitor. Switches 5-7 designed using NMOS will also be off when this circuit operates in passive mode.
In active mode, input stage of the frequency mixer or modulator circuit have a configuration that is a common source topology. This topology is chosen to provide better gain and low noise figure. Double balance gilbert cell architecture is used in active configuration when there is current flowing The optimum value of bias voltage is so desired so that mixer consumes a minimal amount of current. Switch 7 has been designed using NMOS which is biased in saturation region to provide current source. Thus turning the overall topology into an active mode as shown in Fig. 6(b) .
Transmission gate is used as a resistive switch connected between VDD and IF output as shown in Fig. 5(b) . W/L of PMOS and NMOS is chosen so that some voltage drop occurs across it and act as a resistance. Transmission gate total resistance is Rtol = R P MOS||R N MOS. As it is connected to VDD so it acts as resistive load and Capacitor Cc is provided to act as a low pass filter in active mode operation of reconfigurable mixer. Gain of active mixer can be tuned by changing the resistance of transmission gate. The output of active mixer is directly passed to the output stage without going to TIA.
C. Transimpedance Amplifier
A simplified schematic of transimpedance amplifier is shown in Fig. 7(a) . TIA consists of an operational transconductance amplifier with a feedback R F C F . R F and C F value is set according to IF frequency. A two stage miller compensated OTA topology is chosen for TIA design as shown in Fig. 7(b) . First stage to provide high gain and second stage for high swing. So that structure can obtain both, high output swing and low input referred noise. Transimpedance amplifier is used to convert current to voltage output in passive mode operation. The TIA stage serves as load and anti-aliasing filter for the passive mixer. The TIA is designed in such a way so that very low impedance is provided at the passive mixer output. TIA input impedance is given by Where A(f ) is the open loop gain of the OTA. Due to high gain OTA bandwidth is limited and high frequency components suffer high impedance. In order to filter out high frequency components C F is inserted. This is done for all signal current to flow into feedback R F C F from the mixer core. The TIA draws a total of 3.3mA from the supply. In case of active mixer operation TIA will be switched off to save power. In case of active mixer operation TIA will be switched off by switching off p3 switch to save power and p1, p2 will be on. p4 and p5 also implemented using MOS and switch on or off in case of passive and active respectively. The gain of the TIA can be tuned by changing the value of R F and it provides another degree of freedom to configure the gain of the downconverter.
III. SIMULATION RESULTS
Based on the qualitative description of the building blocks, using their insights related to operation, the RF front-end demodulator is simulated in CMOS 65nm process. The voltage conversion gain plot is shown in Fig. 8 with respect to RF frequency at 5MHz IF. The voltage conversion gain is close to 29.2dB and 25.5dB for acive and passive case respectively.
The simulated double side band noise figure at 2.45GHz is shown in Fig. 9 . In addition, the corner frequency is less than 100KHz in passive mode operation. Simulated noise figure for active and passive is 7.6dB and 10.2dB @ 5MHz respectively. The two tone linearity test result is shown in Fig. 10 (a) for 2.4GHz LO frequency. Due to high conversion gain at low IF, the output compression point of the OPAMP, limits the input referred linearity of the circuit. 1dB-compression point of the circuit is limited by the output swing and varies with IF frequency. The simulated IIP 3 in case of passive is 6.57dBm and IIP 3 of active is shown in Fig. 10(b) . IIP 3 of active is -11.9dBm.
IV. CONCLUSION
In this paper, a wide band Reconfigurable mixer is simulated in 65nm technology. A new concept of reconfiguration between Active / passive downconversion mixer is presented. This is an important design guideline (both topology in single circuitry) for modern baseline deep sub-micron CMOS processes. Wide band mixer comsumes 9.24mW and 9.36mW in passive and active case repectively. Reconfigurable mixer is simulated in the frequency range .5GHz to 7GHz. IIP 2 is > 65 for both cases. The analytical results shows close to simulted results. With the exception of few very stringent standard, the architechture is suitable for both cases.
